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Future space missions are expected t o  require real-tir cm-board SAR pro- 
cessors. 
tant role in enabling develope& of SAR processors which Bcet the severe 
weight and power constraints associated vith on-board processing applica- 
tians. 
the Welogment of a tiat- 'n azimuth correlator for SAR processing. 
Iarge scale integrated (IS?) circuit devices v i l l  play an irpOr- 
This paper discusses the application of modern IS1 technology t o  
General design requirenents for azimuth correhtors for missions such as 
SBASAT-A, Venus &bit& Imaging Radar (VOIR;, and Shuttle Imaging Radar 
(SIR) are s-ired. 
suitable for implementation using custan IS1 devices are described. 
nical factors pertaining to  selection of appropriate IS1 technologies are 
discussed, a?d the maturity of alternative technolcxies for spacecraft ap- 
plication are discussed i n  the context of the expected space missior; launch 
dates. Finally, the paper describes the preliminary design of a custan Is1 
time-danain azimuth correlator device (ACD) being developed for use i n  fu- 
ture SAR processors. Over 1000 of these ACD's are planned t o  be used i n  a 
laboratory model SAR processor to be built i n  1979. 
Several azimuth correlator architectures that are 
Tech- 
This paper presents the results of one phase of research carried out a t  
Jet Propulsion LaboratoFy, California Institute of Technology, under 
Contract No. NAS 7-100, sponsored by the National Aeronautics and Space 
A d m i n i  s t ra t  ion. 
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1.0 IlmmwcmoB 
¶!be !'irst spree dssim to use a SAR inst-t is SEASAT4 vhich will be 
CVQ 1978. In this trrth wbitirrg sp.ccCm the SAR in- 
stnnart data will be sent to  the go@ *ere it w i l l  be processed into im- 
ages. The primary gonis of the -A mission art rdcquately satisfied IJV 
ms* earth h s c d  proctssin6. ko-rerl-tiw SAR psocessing is planned for 
t h i s  missiaa pthmr5l.y m e  the cost of dcrelop#nt of a &=tiPC S4R 
proces8or yopld aat fit within the SEaSAT btdgct. since SEASAT4 is 
ilyr resaarch tool in a femsabiliw -and it -not intended to  k used 
far operati& radrr m i a m ,  it vas acceptable to nquin sev- 
usl hams to process data which are collected in a feu rinutes. 
In the mure, SAR data fhm orbit* satellites .illst be processed to imges 
in real tiw i n  order to aroid an ever increasing back-log of unpmcessed 
data. 
problems. 
instmmented missions rauge fran 5xlO bits  per second to 12hr106 bits per 
secamd vith higher rates likely for -re advanced SAR instmnents. 
&)e substantial rUnct ioaal  and econmic benefits associated w i t h  real-tiac 
an-board  process^ of SAR data. 
cra f t  SAR processing will play = increasipg role in future SAR spacemissions. 
Even gramd based real-ti# processing is not withaut fomidable 
The spacecraft u~pmcessed SAR data rates for same identified SAR 
6 
There 
It is therefore l ikely that on-board space- 
On-board SAR processing has the edvantage that the doun l ink data rate is 
reduced by at least the nrmber of looks. In addition, since the processed 
SAR data is in the  form of images it is possible t o  do on-board image fea- 
ture extraction similar t o  the type planned for LAHDSAT images and -her 
reduce the down l i n k  data rate and volune. 
easily attained. 
vere weight, volume and power restrictions of a spacecraft. 
the only way) t o  implement high-performance on-board SAR processors i s  
through the use of custom large scale integrated (LSI) circuits for major 
portions of the SAR processing circuitry. 
However, these benefits are not 
A on-board SAR prccessor must be designed within the se- 
A vay (perhaps 
The portions of the SAR processor that w i l l  most benefit from custaa LSI are 
the  range correlatcr and the azimuth correlator. 
been used t o  perform the range correlation for several years i n  aircraf't SAR 
Custom IS1 devices have 
-* R.nat eorrdlrtiaa drrice8 brc kcn caaatnlcted usiw Milog 
cbsrge coqpled devices (-1 mud surfue ua= drrices (-1. 
devices depend upao the stable range chirp v t e r s  to purrit the use of 
fixed tap UeQghtS in the corrclrtor devices. 
-t . d j u s t u c ,  as is required in tbe cormlator, conventions 
CQ) and SUD devices cBMQt be used- 
4 &&be a rev different as iar th  correlator architectures that pennit 
ruiable Cocrncients, and vfll discuss the detail specification of a custoln 
IS1 L ? c c  for aar of these architectures- 
110th of these 
If the correlatiolll coefficients 
The remainder of this psper v i l l  brief- 
2.0 TTPICALSPACEEXREESAR - 
A 
in trblc 1- 
of sme typical spaceborne SAR instnaent characteristics is given 
T h q  represent a mrly bmsd range of resolutions and radar 
ikrqtrncies aud proride a baseline for the range of azimuth Comlator corn- 
plCdw- Ihe rsdsr c&Cr m m C i e S  r~nge Frmp G a d  t o  X-band. Swath 
width varies frcm 12.5 km to  100 km and resolution varies Apm 20 m t o  200 m. 
Ihe requirements specified for VOIR and SIR are preliminary and may change 
as their respective mission goals are defined more frtlly. 
for SEASAT-A, however, are u e l l  defined end are discussed i n  considerable 
detail in a -ion paper 111. 
described i n  (11 is being designed to  produce 20 km svath 25 m resolution, 
four looh, SAR irrrgrJr. 
The requirements 
TIE experimental electronic SAR processor 
Since the laboratory SAR processor is required t o  perform red-time proces- 
sing of SEASAT-A data, the selection of an azimuth correlator architecture 
was heavily influenced by SEASAT-A requirements. 
domain azimuth processors have b r a  devised which use an FFT t o  obtain the  
intensity of image elements along isodoppler l ines  on the surface of the  
earth. However, these "simple" frequency domain processors exhibit sub- 
s t an t i a l  geometric distortion requiring complex processing t o  solve regis- 
tratior, Zroblems associated with formation of multilook images. 
custan LSI circui ts  t o  implement FIT function have been described i n  other 
papers [2]  [ 31 and Will not bc discussed any fur ther  i n  t h i s  paper. 
primary thrust of the remainder of t h i s  paper w i l l  be t o  discuss a f e w  
"Simple" frequency 
The use of 
The 
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crandihate time-domain azimuth correlator architectures t h a t  w e  implement- 
able in custam X-I circuits reasonf.'slz ckfp size.  
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3.1 '1yD AZWEB P 
In selecting a suitable 
mentable in custam ISI, me of the firs*. characterist ics t o  looh for is e 
aigb or -ty in the a r i t m i c  and m w  requirements. 
One of the first architectures considered vas a pipeline processor shom i n  
figure 1. It has the  property that both the data and the partial 8. :, lea- 
ding to image pixels, n*+ th---rysh the processor i n  nice regular ( " l d n a r " )  
manner. It also is nicely modular i n  which each IS1 device vould contain the 
raw Hne mry, c-Wcient storsge, multiplier, adder, and etc., as shown 
e n c 3 - 0 ~ 4  i3 the dashed lines. 
number of bits of on-chip storwe vhich i o  a significant factor i n  minimizing 
chip size. 
i n  fabrication. 
disadrantsge OS this architecture is that it is not possible t o  include any- 
thing more than the simplest range interpolation without greatly increasi- 
the caPPplexity and s ize  of the  chip. 
have the option of using multipoint range interpolation for the  SEASAT-A la- 
boratory pmcessc:-, this correlator architecture was not adopted for t h e  ex- 
perimental processor. 
lailuth correhtor architecture impla- 
It has the advantsgc that it uses a minimnra! 
W chip s ize  has a very close relationship t o  the chip yield 
A Chip yield reducm dramatically as chip s ize  increases. 
Since it was considered important t o  
Another azimuth correlator architecture was considered that permitted paral- 
le l  w e  l i n e  pmcessiw for a l l  looks. 
azimuth correlator architecture. It is modular, as indicated by the dashed 
l i n e s ,  and a l l o w s  range interpolation t o  be done centrally, eliminatinE t h e  
necessity for interpolation logic on t h e  chip. A disadvantage is  t h a t  there 
i s  a larger amount of memory required on the chip because the complex image 
l i n e  is accumulated on the chip rather than accumulated over t h e  array of 
chips as i n  figure 1. However, since multipoint range iriterpolation was con- 
sidered t o  be an important option for the  S W A T - A  laboratory processor, t h i s  
second azimuth correlator architecture was preferred. 
confirming this architecture choice is  the availabil i ty of a suitable LSI 
technology which can implement the additional memory required without a sig- 
n i f  icant power penalty. 
Figure 2 is a block diagram of t h i s  
A deciding factor i n  
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Ih wder t o  wmmt an LSI dsrice of the cmplexity required for one of 
%he ibors asimuth comelators, one needs to  consider only technologies that 
exhibit riniau area pti gate prcpez%$ca. Also, for spacecraf't appl icat im,  
the amunt povcr required to  opermte the  chips must be m i n i m .  Fwfiunately 
2 is a ccmpemtioc smmmry of the area, power, and speed of several common 
LSI technologies. lbese are: Camplementary-)rtctal-OrideSemiconductor~ili- 
cam+m-sapphire ~CHDS-SOS), Integrated w e c t i o a  w c  (12~1, %channel &tal 
-0ddc-Scriccmductor (IRIDS), and mit.1 charge Cou-ed Device (Do). 
are mrnsentative of t he  most c m  hiRh meed, law rawer and snmll area 
devices available. Ihc areas for a lwic gate and a data st- element 
(ahif% regis ter)  are usem in assessing the ClgKlUllt of circuitry that can be 
Speed-power 
paoduct 18 a figure of merit used to  indicate the amount of energy required 
to change t h e  state of a typical lcgic element. 
&ift rwister power per b i t  column, the speed power product is not an abso- 
lu t e  indicator of the  re lat ive power required t o  operate these IS1 circui ts .  
Topological. factors can override the apparent speed-power product ra t ios  as 
can be sem by comparing cMossoS and HMOs. 
of HMO6 t o  CMOS-SOS is 2 but the r a t i o  of power per b i t  fo r  the s h i f t  regis- 
ter is 3. 
panr and minimat area ptr gate are compatible requirements. Table 
Thev 
upon a chip of moderate sise ( ~ 0 7  square microPteters). 
As can be seen under the 
The speed-power product ratio 
h 
All of t he  traltq%j in Table 2 assume t h a t  the minimum on-chip conductor widths 
are 5 tlicrometC=, which is currently a standard photolithographic capabilj- 
t y  within the  integrated circuit industry. 
the minimum l i n e  widths can be expected t o  reduce t o  one-tenth of today's 
limits which w i l l  allow proportional scaling of the  figures in  Table 2. 
In the next f ive t o  ten years, 
Selection of an LSI technology for a spacecraft application requires caref'ul 
assessment of t h e  proposed application. I n  applications requiring high chip 
complexity, it is clear from Table 2 that  DCCD has a significant advantage. 
2 D O ,  however, has less  radiation resistance tha t  e j ther  I L or  CMOS-SOS. 
If the spacecraft must spend a large amount of time i n  trapped radiation 
f ie lds ,  it woul3 be necessary t o  sh ie ld  t h e  DCCD processor c i rcui ts .  Also, 
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DCCD tocbnohw can only be uued in pipe-line processor architectures { I ,  I. 
A high spmxcraft radiatiopl r3IIviroament would probably require the highcr 
rdiatian tdltrance either Q.IOS-~~S or I ~ L .  The larger logic element di- 
reasions of these technolo@es laiay require a multiple custom LSI implememta- 
tion in azimuth correlatars of high complexity. INOS has about the same ra- 
diation restistance as IICCD. 
It  is not practical to discuss a l l  possible tradeofis involved in selecting 
a CuBttm Is1 tecbaologg in this paper. The above discussion is a brief out- 
line of SQY of the factors that must be considered in technology selection. 
'Pht next sectIan of this paper w i l l  describe an examplo rrtimuth comelator 
erchit.ecture cmb w i l l  di~ctlss an fsf tcchnologj. selection. 
trate 
praccssors. 
This v i l l  illus- 
of the practical problems cnco\mtered in using custom IS1 for SAR 
TABLE 2 
HIGH DElVSITY IS1 !fE@FlOLOGIES 
DIGITAL (5  l.nn GEOMETRY) 
LOGIC GATE SHIFT REISTER 
AREA SPEED-POWER -/BIT 1 MHZ =/BIT 
CMOS SOS 1 2 9 0 3 ~ ~  5 P J  100 pw 49387 p 1 2  
12L 6452 p2 2 P J  50 IJW 19455 m2 
mos 9677 rpp2 10 PJ 300 pw 41935 m2 
DCCD 645 pn2 0.2 pJ 0.3 PW 129 1.01~ 
7 2  NOTE: A MODERATE SI23 IS1 CHIP AREA IS: 3 x 10 
4.0 
JPL is presently involved in the development of an experimental electronic 
SAR processor [l] which will use a custum LSI device to implement the azimuth 
correlator. This processor, called the Developnental Model SAR Processor 
(DMSP), w i l l  be used to demonstrate real-time, time domain processing of SAFt 
data from the SEASAT-A spacecraft. 
EXAMPLE AZIMUTH CORRELATOR L S T  DEVICE 
Unprocessed data from the spacecraft w i l l  
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be seat t o  the DMW which v i l l  produce a 20 Ism swath image at 25 m resolution 
at the real-time rate. Data given i n  Table 1 are the b e l i n e  requirements 
for this procassor. The atimuth correlator uses the architecture described 
i n  Figure 2 and is m e m a t e d  w i t h  a set oi identical custan LSI devkes 
spacified for  use in t h i s  azimuth correlator. 
the acimuth correlator devir -3 ( ACD) . 
ThisQI device is  called 
4.1 
The JBBP functional block dir;pram, Figure 3, shows the 
aximuth correlator t o  the other elements of the DMSP. 
CEBERAL REQUIREMENTS FOR THE ACD 
relationship of the 
The DMS' requires 
an 
4 lOoL0. 
shmm in piRurc 4 and 5 which are, respectively, a block diagram of the can- 
p h t e  azhuth  correlator snd a block diagram of a s iwe-look azimuth corre- 
labr modale. 
input sumple bus as a contiguous sequence of "range-lines". 
cmrises 5120 complex data samples accompanied by several sync signals. 
basic operation performed by the ACI) during a range-line processing cycle i s  
t o  select the appropriate set of 1152 camplex data samples from each range- 
l ine,  multiply each data sample by the appropriate complex azimuth reference 
function (ARF) coefficients, and t o  add th i s  product t o  the appropriate c e l l  
in the accumulatc . register. 
are needed for each new se t  of range-line date samples input t o  the ACD dur- 
ing an image-line processing cycle.) 
cycle will involve 1020 range-lines. 
l i ne  sample stored in the jth accumulator ce l l  takes on the value 
of 1020 ACD's t o  perform a 20 km swath azimuth correlcation w i t h  
The relationship of the ACD's t o  the complete SAR prG2essor is 
The ACD receives data from the range correlator via the ACD 
Each range-line 
The 
(New sets of reference function coefficients 
In t h e  DMSP, an image-line processing 
The f ina l  value of the caDnplex image- 
1019 
pJ =E cimsiJ for j = 0,1151 (1) 
i=o 
where 
Cim = complex reference function coefficient (where 
m = [j/16], t h e  integer portion of j/16) for 
the jth data sample from the 
i n  the image-line processing 
ith range-line 
cycle. 
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s = thc 3th complex dats sample f r a ~ l  
the ith rangc-line in the irmage- 
l ine processing cycle. 
if 
At the end of a~ imSge-line processing cycle, the output of the complex ad- 
der is switched to the output driver end the 1152 complex image-line samples 
are read out. 
image-line read out process. 
Figure 6. 
cribed in the following subsections. 
The image-line memory is filled with zero levels during the 
An ACD functional block diagram is shown in 
The Punctional characteristics of each element of the ACD is des- 
. 
4.1.1 Data sample format. 
wrd-serial (8-bits-per-word) fashion at word rates in the range from 400 
HB to 14.0 MHz. 
samples correspon@ing t o  i n d i v i d u l  SAR reage-lines, and these range-line 
sample sets are subdivided into contiguous subsets of four interpolated 
samples each. 
of each sample report the sign and magnitude of the real part of the input 
sample, and the last four bits report the sign and magnitude of the hagina- 
ry P a p a .  
The ACD input sample bus w i l l  supply data in 
These data samples will be organized into sets of 5120 
Each data sample is a camplex quantity. The first four bits 
4. l .2  Coefficient formats. The following set of coefficients is provided 
to process the data samples corresponding to one range-line: 
Coefficient TyPe 
RMC - Coarse 
RMC - Fine 
ARF 
No. Coefficient Per Set No. Bits Per Coefficient 
1 
72 
72 
10 
2 
8 
The first three bits of the Range Migration Compensation (RMC)-coarse coef- 
ficients h w e  no effect on the processing. 
coefficient is appended to the end of the ARF coefficient to form a ten-bit 
caposite coefficient. A coefficient bus sync is provided which controls 
and synchronizes the transfer of coefficients from ACD-to-ACD. 
For convenience, the RMC-fine 
(See Figure 
5). 
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b.1.3 CoefYicient WfYeru. level6 of ob-chip coefficient buffering are 
provided within the ACD. 
coefficients plus four RMC-cowse coefficients sufficient to procress a set 
of four nraee-lines. The second level of buffering provides an eight word 
first-in-first-out (FIFO) buf+fer for the composite coefficients and a single 
vood buirfer rcgister for the RMC-coarse coefficients. 
these buffers is described in Figure 6. 
mutes the coefficient bit stream to the appropriate storage register. The 
internal mx svitches enable the buffers to be operated in either a hll-ca- 
pacity mode or a one-quarter capacity mode which is usef'ul in sane applica- 
tions. The output coefficient mx switch causes the normal coefficient bit 
Strwun to be re-formed f r o m  the output of the first level buffers so these 
cocfficlents can be passed on to another ACD in an agimuth correlator module 
(see Figure 5 ) .  
the control of t.iming signals co~rmo~l to all of the ACDs in the azimuth cor- 
relator. 
lwed range-line processing. This delay in processing is due to the action 
of the RMC-coarse coefficient which causes up to I27 sample subset periods 
of delay (realtive to coefficient transfer timing) is range line processing 
within an ACD. Each RMC-coarse coefficient is used once at the start of the 
corresponding rangeline processing cycle. 
be used with 16 consecutive range-line data sample suisets. 
!he first level provides for a set of 288 camposite 
The organization of 
The input coefficient mx switch 
The passage of coefficients f'rm ACD-to-ACD occurs under 
The second level of buffering holds coefficients to be used in de- 
Each coqosite coefficient will 
4.1.4 Input contrg. 
ate group of1152 data samples from each range-line sample set. 
cable RMC-coarse coefficient determines haw many of the input smple subsets 
(four samples each) of the range-line sample sets shall be passed-over be- 
fore beginning selection of the data samples to be processed. 
subsets passed-over can be any value f'rom zero to 127. 
each subsequent subset shall be stored in a sample buffer memory. 
of the appropriate RMC-fine coefficient will determine which on of the four 
samples to select for input to the complex multiplier element. 
coefficient value of zero shall cause the selection of the first sample of 
the subset, etc.) 
The input control (see Figure 6) selects an appropri- 
The appli- 
The number of 
The four samples of 
The value 
(An RMC-fine 
4.1.5 Complex multiplier. The cauplex multiplier performs the  following 
computation: 
P = X*Y; (2) 
where 
X = a + i b  an3 Y = c + i d  
This product (P) can a lso  be expressed 88 P = (ac - bd) + i (ad + bc). 
quantities a and b are, respecLvely, the real and imaginary parts of the 
ARF coefficients. 
ry parts of the ACD inpu+ data samples. 
each have a dynamic range cf 8 bits. 
4.1.6 Imag e l ine  accumulator. The w e l i n e  accumulator camprises the 
f'unctional equivalent of a camplex adder and a recirculating image-line me= 
mom (Figure 6). 
p l i e r  (8 b i t  real component and 8 b i t  imaginary component) and the corres- 
ponding accumulator sample (16 bits I aud 16 b i t s  Q). 
through a multiplexer which w i l l  either route the complex sum t o  the image- 
l i ne  memory or t o  output driver c i rcui ts .  
put mode, s h a l l  enter zero levels into the image-line memory. The recircu- 
la t ing image-line memory i s  a s h i f t  regis ter  with a t o t a l  capacity of 1152 
complex image-line svnples . 
4.1.7 Control and timing. 
ACD, accepts control and timing signals from the control processor and pro- 
vides a l l  of t h e  necessary control and timing t o  a l l  of the  rest of t h e  c i r -  
cuitry on t h e  chip. Some of the functions t o  be provided by the control and 
timicg circuitry are: 
The 
Quantities c and d are respectively the  real and imagina- 
The real end imaginary parts of P 
The cauplex adder accepts the output of the complex multi- 
The sum is passed 
This multiplexer, when i n  the out- 
The control and timing circuitry provided on the 
a. 
b. 
C. 
a. 
e. 
Clock signals t o  a l l  elements of the ACD 
Controls data input and sample selection 
Controls coefficient buffer capacity and coefficient 
routing t o  and from interne1 coefficient buffers 
Controls output of image-line pixels. 
Controls selection of the 11 most significant or 11 leas t  signi- 
ficant portion of the complex image-line sample magnitude at the 
V-4-'I 1 
accumulator output. 
4.2 ACD MI TECHNOLOGY SELEcMolp 
Taking an inventory of the circuitry required r o r  the ACD, WP observe th: 
There is a memow requirement of the order of kO.000 bits.  
Fortunatelv all of it is seauential (sh3t register) memom. 
A 4 b i t  x 4 b i t  cmmlex ml t iDl ie r  is  reouired, which is 
ccxprised of four multipliers and two sdrius. 
A camplex adder is required which consists of t v o  16 b i t  
adders. 
Sane randm logic circuits fo r  on-chip control bud timing. 
ABS- the chip s ize  is t o  be kept within the 6mn x 6nm size category 
and that  the to t a l  operating powr for  +.he chip must be kept under 0.5 
watt, the  LSI technology choice must be D O .  
would only be viable i f  the conductor widths were redilced t o  about 1.7 
microns. Fortunately the radiation environment for a SEASAT-A type space- 
cr& is in  the order of 10 rad (Si) per year, which is within the radia- 
t ion tolerance range of DCCD with some shielding. 
The other three technologies 
5 
5.  CONCLUSIONS 
It has been concluded from the above that a custom IS1 device is  practical 
for a system as complex as the DMSP. 
complex than the DISP could also benefit from LSI technology [SI. 
case of SEASAT-A type spacecraft, custom IS1 is an enabling technology for 
spaceborn SAR processors. 
Certainly SAR processing systems less  
I n  t he  
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Figure 2. Time Domain Azimuth Correlator Architecture B 
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